







D


C

B

A



GND	RES
D11	D13
VCC	D12
A4	A6
A5	A7



38.33V max	220K/33K
0.037471489	
55.00V max	220K/22K
0.053763441	
96.67V max	220K/12K
0.09449332	
201.43V max	220K/5.6K
0.196899874	
104A max	0.01/10K/39K
0.099746644	
57A max	0.01/10K/56K
0.074054326	
41A max	0.01/10K/68K
0.062661353	
30A max	0.035/10K/39K
0.028499041	
115.00A max	0.035/10K/33K
0.021016618	

DMM0	DMM1	DMM2	DMM3	TEMP	COUNTER	PWM	UART
40V	200V	30A	-	YES	YES	-	YES

PROPRIETARY NOTICE

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION EXCLUSIVE TO C.E.S., AND SHALL NOT BE REPRODUCED, USED, OR DISCLOSED IN WHOLE OR IN PART TO OTHERS EXCEPT AS AUTHORIZED IN WRITING BY C.E.S..

C. E. S. WEST COVINA, CALIFORNIA, U.S.A.

NODE CPU SCHEMATICS

SIZE	DWG NO.	REV
A	CES180323-N	01
	CES180323-N_v01.dch	Sheet 1 of x