


4


3

2

1



EMC4B6_F1-v1



EMC4B6_R1R-v1

PROPRIETARY NOTICE


THIS DOCUMENT CONTAINS
PROPRIETARY INFORMATION
EXCLUSIVE TO C.E.S., AND SHALL
NOT BE REPRODUCED, USED, OR
DISCLOSED IN WHOLE OR IN PART
TO OTHERS EXCEPT AS
AUTHORIZED IN WRITING BY C.E.S..

C. E. S. WEST COVINA, CALIFORNIA, U.S.A.

MAIN CONSOLE SYSTEM BLOCK

SIZE	DWG NO.	REV
A	EMC4B6	01a
EMC4B6_v01a_SystemBlock.dcn Sheet 1 of 9		

EMC4



CASCADE-OUT

GX16-9

pin 1 +15V(FL)

pin 2 0V(FL)

pin 3 GATE(HI)

pin 4 +15VCC

pin 5 GATE(LO)

pin 6 SYS-GND

pin 7 RXD

pin 8 TXD

pin 9 EDM_ON-

CAS-OUT1

GX16

9

CAS-OUT2

GX16

9

EXPANSION-OUT

GX16-7

pin 1 +15VCC

pin 2 GATE(LO)

pin 3 SYS-GND(RX-)

pin 4 RXD/RX+

pin 5 TXD/TX-

pin 6 +5VCC(TX+)

pin 7 EDM_ON-

EXP-OUT1

GX16


7

EXP-OUT2

GX16

7

ECP4



CASCADE-IN

GX16-9

pin 1 +15V(FL)

pin 2 0V(FL)

pin 3 GATE(HI)

pin 4 +15VCC

pin 5 GATE(LO)

pin 6 SYS-GND

pin 7 RXD

pin 8 TXD

pin 9 EDM_ON-

CASCADE-OUT

GX16-9

pin 1 +15V(FL)

pin 2 0V(FL)

pin 3 GATE(HI)

pin 4 +15VCC

pin 5 GATE(LO)


pin 6 SYS-GND

pin 7 RXD

pin 8 TXD

pin 9 EDM_ON-

EXP4



EXPANSION-IN

GX16-7

pin 1 +15VCC

pin 2 GATE(LO)

pin 3 SYS-GND(RX-)

pin 4 RXD/RX+

pin 5 TXD/TX-

pin 6 +5VCC(TX+)

pin 7 EDM_ON-

EXPANSION-OUT

GX16-7

pin 1 +15VCC

pin 2 GATE(LO)

pin 3 SYS-GND(RX-)

pin 4 RXD/RX+

pin 5 TXD/TX-

pin 6 +5VCC(TX+)

pin 7 EDM_ON-

EDMC4 SYSTEM CONFIG

PROPRIETARY NOTICE

THIS DOCUMENT CONTAINS
PROPRIETARY INFORMATION
EXCLUSIVE TO C.E.S., AND SHALL
NOT BE REPRODUCED, USED, OR
DISCLOSED IN WHOLE OR IN PART
TO OTHERS EXCEPT AS
AUTHORIZED IN WRITING BY C.E.S..

C. E. S. WEST COVINA, CALIFORNIA, U.S.A.

MAIN CONSOLE SYSTEM BLOCK

SIZE	DWG NO.	REV
A	EMC4B6	01a

EMC4B6_v01a_SystemBlock.dcn Sheet 2 of 9

4

3

2

1

D

D

C

C

B

B

A


A

SPS-SUB (S2) JP36

+24VIN



+24V




SPS-SUB (S5) JP35

+15VIN


ML-VCC

+15VOUT



AL-VCC

+15VOUT




+24V

VOUT

+12V

+5V



(opt)
PWM_Output

JP8

+5V

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

4

3

2

1

4

3

2

1

D

D

C


C

B

B

A

A





4

3

2

1

0325 CPU-BD



+15V(FL)


0V(FL)

GATE(HI)

SOURCE(HI)

MAIN-HI (MH)

HI-SIDE 15A BP-POWER BD



CES180502-1

PS+ DC-INPUT
PS- 15A MAX

TO CPU BOARD

JP15

PS+ PROBE

CS+ CS-(PS-)

15A 15A

PROBE

BASE

PS-

MH (F2)

LEVEL

L -- H

1 2 3

INTERNAL MAIN 15A PB POWER

PROPRIETARY NOTICE

THIS DOCUMENT CONTAINS
PROPRIETARY INFORMATION
EXCLUSIVE TO C.E.S., AND SHALL
NOT BE REPRODUCED, USED, OR
DISCLOSED IN WHOLE OR IN PART
TO OTHERS EXCEPT AS
AUTHORIZED IN WRITING BY C.E.S.

C. E. S. WEST COVINA, CALIFORNIA, U.S.A.

MAIN CONSOLE SYSTEM BLOCK

SIZE	DWG NO.	REV
A	EMC4B6	01a

EMC4B6_v01a_SystemBlock.dcn Sheet 5 of 9

D

C

B


A

D

C

B

A

**CASCADE-I/O**

GX16-9
pin 1 +15V(FL)
pin 2 0V(FL)
pin 3 GATE(HI)
pin 4 +15VCC
pin 5 GATE(LO)
pin 6 SYS-GND
pin 7 RXD
pin 8 TXD
pin 9 EDM_ON-

EXPANSION-I/O

GX16-7
pin 1 +15VCC
pin 2 GATE(LO)
pin 3 SYS-GND(RX-)
pin 4 RXD/RX+
pin 5 TXD/TX-
pin 6 +5VCC(TX+)
pin 7 EDM_ON-

CONTROLS-IN

GX16-9
pin 1 ESENSE-
pin 2 BSENSE-
pin 3 TSENSE-
pin 4 K.ZSTOP(SET)-
pin 5 K.ZRUN-
pin 6 K.ZUP-
pin 7 K.ZDN-
pin 8 +5V
pin 9 GND

PROPRIETARY NOTICE

THIS DOCUMENT CONTAINS
PROPRIETARY INFORMATION
EXCLUSIVE TO C.E.S., AND SHALL
NOT BE REPRODUCED, USED, OR
DISCLOSED IN WHOLE OR IN PART
TO OTHERS EXCEPT AS
AUTHORIZED IN WRITING BY C.E.S..

C. E. S. WEST COVINA, CALIFORNIA, U.S.A.**MAIN CONSOLE SYSTEM BLOCK**

SIZE	DWG. NO.	REV
A	EMC4B6	01a
EMC4B6_v01a_SystemBlock.dcn Sheet 6 of 9		

4

3

2

1

D

D

C




C

B

B


A

A



F1 PANEL ASSEMBLY

PROPRIETARY NOTICE THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION EXCLUSIVE TO C.E.S., AND SHALL NOT BE REPRODUCED, USED, OR DISCLOSED IN WHOLE OR IN PART TO OTHERS EXCEPT AS AUTHORIZED IN WRITING BY C.E.S..	C. E. S. WEST COVINA, CALIFORNIA, U.S.A.		
	MAIN CONSOLE SYSTEM BLOCK		
	SIZE	DWG NO.	REV
	A	EMC4B6	01a
EMC4B6_v01a_SystemBlock.dcnSheet 7 of 9			



SPS-SUB ASSEMBLY

PROPRIETARY NOTICE

THIS DOCUMENT CONTAINS
PROPRIETARY INFORMATION
EXCLUSIVE TO C.E.S., AND SHALL
NOT BE REPRODUCED, USED, OR
DISCLOSED IN WHOLE OR IN PART
TO OTHERS EXCEPT AS
AUTHORIZED IN WRITING BY C.E.S..

C. E. S. WEST COVINA, CALIFORNIA, U.S.A.

MAIN CONSOLE SYSTEM BLOCK

SIZE	DWG NO.	REV
A	EMC4B6	01a
EMC4B6_v01a_SystemBlock.dcn Sheet 8 of 9		

4

3

2

1

D

D

C

C

B

B

A




A

4








3

2

1



PROBE BASE RETURNS



TO (F1) I/O BOARD

F2 PANEL ASSEMBLY

CASCADE-OUT
GX16-9
pin 1 +15V(FL)
pin 2 0V(FL)
pin 3 GATE(HI)
pin 4 +15VCC
pin 5 GATE(LO)
pin 6 SYS-GND
pin 7 RXD
pin 8 TXD
pin 9 EDM_ON-

EXPANSION-OUT
GX16-7
pin 1 +15VCC
pin 2 GATE(LO)
pin 3 SYS-GND(RX-)
pin 4 RXD/RX+
pin 5 TXD/TX-
pin 6 +5VCC(TX+)
pin 7 EDM_ON-

CONTROLS-IN
GX16-9
pin 1 ESENSE-
pin 2 BSENSE-
pin 3 TSENSE-
pin 4 K.ZSTOP(SET)-
pin 5 K.ZRUN-
pin 6 K.ZUP-
pin 7 K.ZDN-
pin 8 +5V
pin 9 GND

PROPRIETARY NOTICE

THIS DOCUMENT CONTAINS
PROPRIETARY INFORMATION
EXCLUSIVE TO C.E.S., AND SHALL
NOT BE REPRODUCED, USED, OR
DISCLOSED IN WHOLE OR IN PART
TO OTHERS EXCEPT AS
AUTHORIZED IN WRITING BY C.E.S..

C. E. S. WEST COVINA, CALIFORNIA, U.S.A.		
MAIN CONSOLE SYSTEM BLOCK		
SIZE	DWG NO.	REV
A	EMC4B6	01a
EMC4B6_v01a_SystemBlock.dcnSheet 9 of 9		